WEKO3
アイテム
{"_buckets": {"deposit": "0fb864d7-c409-4990-860e-0e6f272fbd65"}, "_deposit": {"id": "8091", "owners": [], "pid": {"revision_id": 0, "type": "depid", "value": "8091"}, "status": "published"}, "_oai": {"id": "oai:kitami-it.repo.nii.ac.jp:00008091", "sets": ["10"]}, "author_link": ["42196", "42197", "42198", "42199", "44844", "44845"], "control_number": "8091", "item_5_biblio_info_6": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2015", "bibliographicIssueDateType": "Issued"}, "bibliographicPageEnd": "718", "bibliographicPageStart": "715", "bibliographic_titles": [{"bibliographic_title": "Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on"}]}]}, "item_5_description_4": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "With growing demand of machine to machine (M2M) communication, wireless communication systems request simultaneous connections for many terminals to cope with thus increasing communication throughput. We focus on interleave division multiple access (EDMA) that has superior user detection performance and describe a VLSI design of an interference canceller that performs user detection in QPSK OFDM-IDMA systems. A conventional interference canceller has an issue of degradation in interleave memory throughput. We propose a new architecture of dual-frame processing in an interference canceller by making use of an OFDM-DDMA frame structure. In FPGA implementation, the proposed architecture has shown fewer hardware resources compared with the conventional architecture.", "subitem_description_language": "en", "subitem_description_type": "Abstract"}]}, "item_5_publisher_32": {"attribute_name": "出版者", "attribute_value_mlt": [{"subitem_publisher": "IEEE(Institute of Electrical and Electronics Engineers Inc.)"}]}, "item_5_relation_11": {"attribute_name": "DOI", "attribute_value_mlt": [{"subitem_relation_type_id": {"subitem_relation_type_id_text": "http://doi.org/10.1109/APCCAS.2014.7032881", "subitem_relation_type_select": "DOI"}}]}, "item_5_rights_12": {"attribute_name": "権利", "attribute_value_mlt": [{"subitem_rights": "c 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtainedfor all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works."}]}, "item_5_select_15": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_select_item": "author"}]}, "item_5_subject_16": {"attribute_name": "日本十進分類法", "attribute_value_mlt": [{"subitem_subject": "540", "subitem_subject_scheme": "NDC"}]}, "item_access_right": {"attribute_name": "アクセス権", "attribute_value_mlt": [{"subitem_access_right": "open access", "subitem_access_right_uri": "http://purl.org/coar/access_right/c_abf2"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "Nozaki, Mai", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "42196", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Yoshizawa, Shingo", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "42197", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Tanimoto, Hiroshi", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "42198", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "野崎, 麻衣", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "42199", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "吉澤, 真吾", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "44844", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "20447080", "nameIdentifierScheme": "KAKEN - 研究者検索", "nameIdentifierURI": "https://nrid.nii.ac.jp/ja/nrid/1000020447080"}]}, {"creatorNames": [{"creatorName": "谷本, 洋", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "44845", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "20322886", "nameIdentifierScheme": "KAKEN - 研究者検索", "nameIdentifierURI": "https://nrid.nii.ac.jp/ja/nrid/1000020322886"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2016-11-22"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "APCCAS2014_nozaki.pdf", "filesize": [{"value": "231.7 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 231700.0, "url": {"label": "VLSI design of an interference canceller for QPSK OFDM-IDMA systems", "objectType": "fulltext", "url": "https://kitami-it.repo.nii.ac.jp/record/8091/files/APCCAS2014_nozaki.pdf"}, "version_id": "8f6a1d43-9cda-4bf9-b12c-27c93e1eefce"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "conference paper", "resourceuri": "http://purl.org/coar/resource_type/c_5794"}]}, "item_title": "VLSI design of an interference canceller for QPSK OFDM-IDMA systems", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "VLSI design of an interference canceller for QPSK OFDM-IDMA systems", "subitem_title_language": "ja"}]}, "item_type_id": "5", "owner": "1", "path": ["10"], "permalink_uri": "https://kitami-it.repo.nii.ac.jp/records/8091", "pubdate": {"attribute_name": "PubDate", "attribute_value": "2016-03-01"}, "publish_date": "2016-03-01", "publish_status": "0", "recid": "8091", "relation": {}, "relation_version_is_last": true, "title": ["VLSI design of an interference canceller for QPSK OFDM-IDMA systems"], "weko_shared_id": 3}
VLSI design of an interference canceller for QPSK OFDM-IDMA systems
https://kitami-it.repo.nii.ac.jp/records/8091
https://kitami-it.repo.nii.ac.jp/records/8091fc0b205b-3f0a-4e4a-9b97-e0762811a09d
名前 / ファイル | ライセンス | アクション |
---|---|---|
VLSI design of an interference canceller for QPSK OFDM-IDMA systems (231.7 kB)
|
|
Item type | 会議発表論文 / Conference Paper(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2016-03-01 | |||||
タイトル | ||||||
言語 | ja | |||||
タイトル | VLSI design of an interference canceller for QPSK OFDM-IDMA systems | |||||
言語 | ||||||
言語 | eng | |||||
資源タイプ | ||||||
資源 | http://purl.org/coar/resource_type/c_5794 | |||||
タイプ | conference paper | |||||
アクセス権 | ||||||
アクセス権 | open access | |||||
アクセス権URI | http://purl.org/coar/access_right/c_abf2 | |||||
著者 |
Nozaki, Mai
× Nozaki, Mai× Yoshizawa, Shingo× Tanimoto, Hiroshi× 野崎, 麻衣× 吉澤, 真吾× 谷本, 洋 |
|||||
抄録 | ||||||
内容記述タイプ | Abstract | |||||
内容記述 | With growing demand of machine to machine (M2M) communication, wireless communication systems request simultaneous connections for many terminals to cope with thus increasing communication throughput. We focus on interleave division multiple access (EDMA) that has superior user detection performance and describe a VLSI design of an interference canceller that performs user detection in QPSK OFDM-IDMA systems. A conventional interference canceller has an issue of degradation in interleave memory throughput. We propose a new architecture of dual-frame processing in an interference canceller by making use of an OFDM-DDMA frame structure. In FPGA implementation, the proposed architecture has shown fewer hardware resources compared with the conventional architecture. | |||||
言語 | en | |||||
書誌情報 |
Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on p. 715-718, 発行日 2015 |
|||||
DOI | ||||||
識別子タイプ | DOI | |||||
関連識別子 | http://doi.org/10.1109/APCCAS.2014.7032881 | |||||
権利 | ||||||
権利情報 | c 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtainedfor all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. | |||||
著者版フラグ | ||||||
値 | author | |||||
出版者 | ||||||
出版者 | IEEE(Institute of Electrical and Electronics Engineers Inc.) |