

VLSI Design of an Interference Canceller for QPSK OFDM-IDMA Systems

Mai Nozaki, Shingo Yoshizawa, Hiroshi Tanimoto
Graduate School of Engineering, Kitami Institute of Technology, Kitami, Japan

Abstract—With growing demand of machine to machine (M2M) communication, wireless communication systems request simultaneous connections for many terminals to cope with thus increasing communication throughput. We focus on interleave division multiple access (IDMA) that has superior user detection performance and describe a VLSI design of an interference canceller that performs user detection in QPSK OFDM-IDMA systems. A conventional interference canceller has an issue of degradation in interleave memory throughput. We propose a new architecture of dual-frame processing in an interference canceller by making use of an OFDM-IDMA frame structure. In FPGA implementation, the proposed architecture has shown fewer hardware resources compared with the conventional architecture.

I. INTRODUCTION

In recent years, M2M (Machine to Machine) network that autonomously exchanges information among machines via a network has attracted attention and become an essential technology to construct information infrastructures such as smart cities and smart grids [1], [2]. Wireless communication systems request simultaneous connections for many terminals to cope with thus increasing communication throughput. Multiple access, simultaneously connecting multiple user terminals, is classified into orthogonal and non-orthogonal schemes in radio resource allocation. Orthogonal multiple access that each user separates radio resources by time and frequency units as FDMA, TDMA, and OFDMA, requires scheduling where control information is exchanged among base stations and user terminals. On the other hand, non-orthogonal multiple access as CDMA and interleave division multiple access (IDMA) [3] does not require the scheduling. IDMA is superior to CDMA in multiuser detection (detecting desired signals from interference and noise) on the condition of connecting many users [4]. Furthermore, OFDM-IDMA [5] executing a channel equalization in frequency domain is effective under multipath fading environment, where throughput evaluation in cellular communication [6] and hardware development and outdoor experiment [7], [8] have been studied.

This paper describes a VLSI design of an interference canceller that is the most important part in OFDM-IDMA processing. The interference canceller separates user signals by iterative processing, whose computational cost is proportional to the numbers of users and iterations. As a conventional architecture, pipeline and parallel interference canceller has been presented in a partitioned spreading CDMA (PS-CDMA) receiver [9]. The conventional architecture decreases a throughput processing due to wait time occurring in interleave and deinterleave memory units, whose utilization ratio in circuit operation is half. The proposed architecture adopts dual-frame processing to solve the problem of the wait time and

achieves a high utilization ratio, which can reduce more hardware resources in VLSI implementation. Since the interference canceller for BPSK transmission mode has been designed in our previous work [7], we present a new design for QPSK transmission mode.

II. OFDM-IDMA SYSTEM

A. Transmitter and Receiver

Block diagrams of OFDM-IDMA transmitter and receiver and uplink channel are shown in Fig. 1. In the transmitter in Fig. 1(a), the coded bit sequence $\mathbf{c}_k = [c_k(0), c_k(1), \dots, c_k(n), \dots, c_k(N-1)] \in \{0, 1\}$ ($0 \leq n \leq N-1$) is generated by N_{rep} -times repetition codes with a coding rate $R_{\text{rep}} (= 1/N_{\text{rep}})$ from the information bit sequence $\mathbf{b}_k = [b_k(0), b_k(1), \dots, b_k(n_b), \dots, b_k(N_b-1)] \in \{0, 1\}$ ($0 \leq n_b \leq N_b-1$). n_b is a bit number in the information bit sequence and $N (= N_b N_{\text{rep}})$ denotes the number of symbols, and k ($0 \leq k \leq K-1$) indicates a user number. The transmit symbol sequence $\tilde{\mathbf{c}}_k$ is generated by changing the order of the coded bits by adopting a user specific interleaving pattern π_k . The QPSK symbol sequence $\mathbf{x}_k = [x_k(0), x_k(1), \dots, x_k(n), \dots, x_k(N-1)]$ is generated by a QPSK modulator. Those symbols are allocated in frequency and time slots within an OFDM packet. After the OFDM modulation, the OFDM-IDMA signals $\tilde{\mathbf{x}}_k$ are transmitted by adding a cyclic prefix (CP).

In the uplink channel in Fig. 1(b), the OFDM-IDMA transmitted signals $\tilde{\mathbf{x}}_k$ are multiplied by the channel coefficient $\tilde{\mathbf{h}}_k$ for each user. The OFDM-IDMA received signals $\tilde{\mathbf{y}}$ are modeled by summing the channel affected signals of all users. In the receiver in Fig. 1(c), the frequency-domain received signals \mathbf{y} are obtained by the removal of CPs and the OFDM demodulation. From the training signals located at the head of OFDM packet, the channel coefficients of all users $\mathbf{h}_0, \mathbf{h}_1, \dots, \mathbf{h}_{K-1}$ are computed by the frequency-domain channel estimation. The interference canceller consists of the elementary signal estimator (ESE) and the parallel iterative decoders (DECs) with K users [10]. The number of iterations is given by N_{iter} . The ESE computes the extrinsic value $\lambda_{\text{dec}}(\tilde{\mathbf{c}}_k)$ for each user by using the received signals \mathbf{y} and the channel coefficients of all users $\mathbf{h}_0, \mathbf{h}_1, \dots, \mathbf{h}_{K-1}$. The DEC accepts the extrinsic value $\lambda_{\text{mid}}(c_k)$ after deinterleaving π_k^{-1} and outputs the information bit sequence \mathbf{b}_k by decoding of repetition codes with QPSK demodulation. The reliable extrinsic value $\lambda_{\text{dec}}(\mathbf{c}_k)$ converts to $\lambda_{\text{dec}}(\tilde{\mathbf{c}}_k)$ by interleaving π_k . The converted data $\lambda_{\text{dec}}(\tilde{\mathbf{c}}_k)$ is used as the input of ESE at the next iteration step.




Fig. 3. Timings of memory read and write operations.




Fig. 4. OFDM-IDMA packet format.

Timings of memory read and write operations in conventional and proposed architectures are shown in Fig. 3. In the conventional architecture of Fig. 3(a), the memory reading cannot start until the memory writing for the whole data has finished. Originally, operations of interleaver and deinterleaver are not compatible with pipeline processing. To avoid this incompatibility, we introduce dual-frame processing in the proposed architecture. Considering an OFDM-IDMA packet format shown in Fig. 4, multiple IDMA frames have been allocated in OFDM symbol and subcarrier indexes. Since these IDMA frames have the identical symbol index and data order, the interference canceller can process two frames by filling up the blank intervals, as shown in Fig. 3(b). The simultaneous operations of memory reading and writing are easily realized by use of dual-port memory. The proposed architecture is illustrated in Fig. 5. It expands the interleaver and deinterleaver memory sizes to $2N$ words. The additional circuit block supplying the dual-frame timings are requested, however, most of arithmetic units are the same with those in the single-frame processing.

Table I compares conventional and proposed architectures in the number of operation cycles, throughput, and memory size per user. F denotes clock frequency (Hz) and τ is the number of latency cycles caused by pipeline stages. W_D denotes a bit length in fixed-point operation. The proposed architecture provides a throughput of twice higher than the conventional architecture. The proposed architecture costs a double memory size, however fewer hardware resources than the conventional architecture on the same throughput condition.




Fig. 5. Proposed architecture.




Fig. 6. Circuit structure of expectation and variance computation.

B. Complex Arithmetic Unit

The computations of mean and variance values in (2)-(5) and LLRs in (6)-(9) require complex operations in arithmetic units. We define real and imaginary parts of y and h_k as

$$y_r(m) = \text{Re}[y(m)] \quad (14)$$

$$y_i(m) = \text{Im}[y(m)] \quad (15)$$

$$h_r(k, m) = \text{Re}[h_k(m)] \quad (16)$$

$$h_i(k, m) = \text{Im}[h_k(m)]. \quad (17)$$

We convert the complex operations to only real operations that can be implemented by fixed-point arithmetic units, expressed by the following equations:

$$T_r(k, m) = h_r(k, m) \tanh(\lambda_{\text{dec}}(\tilde{c}_k(2m))/2) \quad (18)$$

$$T_i(k, m) = h_i(k, m) \tanh(\lambda_{\text{dec}}(\tilde{c}_k(2m+1))/2) \quad (19)$$

$$E_r(k, m) = h_r(k, m)T_r(k, m) - h_i(k, m)T_i(k, m) \quad (20)$$

$$E_i(k, m) = h_r(k, m)T_i(k, m) + h_i(k, m)T_r(k, m) \quad (21)$$

$$V_r(k, m) = h_r^2(k, m)(1 - T_r^2(k, m)) + h_i^2(k, m)(1 - T_i^2(k, m)) \quad (22)$$

$$V_i(k, m) = h_i^2(k, m)(1 - T_r^2(k, m)) + h_r^2(k, m)(1 - T_i^2(k, m)) \quad (23)$$

$$\bar{E}_r(m) = \sum_{k=0}^{K-1} E_r(k, m) \quad (24)$$

$$\bar{E}_i(m) = \sum_{k=0}^{K-1} E_i(k, m) \quad (25)$$

TABLE I. COMPARISON OF ARCHITECTURE

	Conventional	Proposed
Operation cycle	$N_{\text{iter}}(2N + \tau) + N$	$N_{\text{iter}}(2N + \tau) + N$
Throughput (bits/s)	$2FN_b/(N_{\text{iter}}(2N + \tau) + N)$	$4FN_b/(N_{\text{iter}}(2N + \tau) + N)$
Memory bit (bits)	$4W_D N$	$8W_D K N$




Fig. 7. Circuit structure of LLR computation.

TABLE II. IMPLEMENTATION RESULTS.

	Conventional	Conventional (2 units)	Proposed
Clock Frequency (MHz)	116.7	116.7	104.4
Registers	609	1,218	638
LUTs	1,264	2,528	1,453
Slices	418	836	511
RAMs (36kb)	8	16	16
DSP Slices	38	76	38
Operation cycles	86,336	86,336	86,336
Throughput (bits/s)	1.38 M	2.76 M	2.48 M
Memory bit (bits)	0.26 M	0.52 M	0.52 M

$$\bar{V}_r(m) = \sum_{k=0}^{K-1} V_r(k, m) + \sigma \quad (26)$$

$$\bar{V}_i(m) = \sum_{k=0}^{K-1} V_i(k, m) + \sigma \quad (27)$$

$$R_r(k, m) = y_r(k, m) - \bar{E}_r(m) + E_r(k, m) \quad (28)$$

$$R_i(k, m) = y_i(k, m) - \bar{E}_i(m) + E_i(k, m) \quad (29)$$

$$W_r(k, m) = \bar{V}_r(m) - V_r(k, m) \quad (30)$$

$$W_i(k, m) = \bar{V}_i(m) - V_i(k, m) \quad (31)$$

$$\lambda_{\text{mud}}(\tilde{c}_k(2m)) = 4R_r(k, m) \times \frac{(h_r(k, m) + R_i(k, m)h_i(k, m))(h_r^2(k, m) + h_i^2(k, m))}{W_r(k, m)h_r^2(k, m) + W_i(k, m)h_i^2(k, m)} \quad (32)$$

$$\lambda_{\text{mud}}(\tilde{c}_k(2m+1)) = -4R_r(k, m) \times \frac{(h_i(k, m) + R_i(k, m)h_r(k, m))(h_r^2(k, m) + h_i^2(k, m))}{W_r(k, m)h_r^2(k, m) + W_i(k, m)h_i^2(k, m)} \quad (33)$$

Circuit structures of expectation and variance computation in (18)-(27) and LLR computation in (28)-(33) are illustrated in Figs 6 and 7. Since all fixed-point arithmetic units are working by pipeline processing, their units do not decrease a throughput of the interference canceller.

IV. IMPLEMENTATION

The implementation results of proposed and conventional architectures based on Xilinx FPGA XC7K325T are summarized in Table II. We set a pipeline latency to $\tau=39$

and a bit length in fixed-point format to $W_D=16$. Since the throughput value of the conventional architecture is about half as that of the proposed architecture, we evaluate the circuit by the condition that two interference cancellers are used in the conventional architecture. In this condition, the proposed architecture has reduced hardware resources in registers, LUTs, slices, and DSP slices by about 40 to 50%, compared with the conventional architecture.

V. SUMMARY

This paper has presented the VLSI design of interference canceller for QPSK OFDM-IDMA systems. We have applied dual-frame processing to solve an issue of decreasing an utilization ratio in interleave and deinterleave memory blocks. In the FPGA implementation, the proposed architecture has shown fewer hardware resources than the conventional architecture.

REFERENCES

- [1] Steve Whitehead, "Adopting wireless machine-to-machine technology," IEE Computing and Control Engineering, Vol.15, No.5, pp.40-46, Oct. 2004.
- [2] Inhyok Cha, Yogendra Shah, Andreas U. Schmidt, Andreas Leicher, Michael Victor (Mike) Meyerstein, "Trust in M2M communication," IEEE Vehicular Technology Magazine, Vol. 4, No. 3, pp. 69-75, Sept. 2009.
- [3] Li Ping, Lihai Liu, Keying Wu, W. K. Leung, "Interleave-division multiple access," IEEE Transaction on Wireless Communication, Vol. 5, No. 4, pp. 938-947, Apr. 2006.
- [4] Katsutoshi Kusume, Gerhard Bauch, Wolfgang Utschick, IDMA vs. CDMA: analysis and comparison of two multiple access schemes," IEEE Transactions on Wireless Communications, Vol.11, Issue 1, pp.78-87, Jan. 2012.
- [5] Li Ping, Qinghua Guo, Jun Tong, "The OFDM-IDMA approach to wireless communication systems," IEEE Wireless Communications, Vol. 14, Issue. 3, pp. 18-24, June 2007.
- [6] Tomoko Matsumoto, Yasuyuki Hatakawa, Satoshi Konishi, "Performance analysis of interleave-division multiple access for uplink in multi-cell environment," IEEE International Wireless Communications and Mobile Computing Conference (IWCMC), pp. 376-381, July 2011.
- [7] Shingo Yoshizawa, Yasuyuki Hatakawa, Tomoko Matsumoto, Satoshi Konishi, Yoshikazu Miyayama, "Hardware implementation of an interference canceller for IDMA wireless communications," IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp.645-650, Nov. 2013.
- [8] Yuki Hikiyama, Hiroki Iwaizumi, Shingo Yoshizawa, Yasuyuki Hatakawa, Satoshi Konishi, Hiroshi Tsutsui, Yoshikazu Miyayama, "Channel evaluation of IDMA in outdoor transmission experiment," Proceedings of the 2014 IEICE General Conference, B-5-45, pp. 440, Mar. 2014.
- [9] Russell Dodd, Christian Schlegel, Vincent Gaudet, "DS-CDMA implementation with iterative multiple access interference cancellation," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 60, Issue 6, pp. 222-231, Jan 2013.
- [10] Li Ping, Lihai Liu, W. K. Leung, "A simple approach to near-optimal multiuser detection: Interleave-division multiple-access," IEEE Wireless Communications and Networking Conference (WCNC), Vol. 1, pp. 391-396, March 2003.