2024-03-29T12:02:54Z
https://kitami-it.repo.nii.ac.jp/oai
oai:kitami-it.repo.nii.ac.jp:00008091
2022-12-13T02:21:40Z
10
VLSI design of an interference canceller for QPSK OFDM-IDMA systems
Nozaki, Mai
42196
Yoshizawa, Shingo
42197
Tanimoto, Hiroshi
42198
野崎, 麻衣
42199
吉澤, 真吾
44844
20447080
谷本, 洋
44845
20322886
With growing demand of machine to machine (M2M) communication, wireless communication systems request simultaneous connections for many terminals to cope with thus increasing communication throughput. We focus on interleave division multiple access (EDMA) that has superior user detection performance and describe a VLSI design of an interference canceller that performs user detection in QPSK OFDM-IDMA systems. A conventional interference canceller has an issue of degradation in interleave memory throughput. We propose a new architecture of dual-frame processing in an interference canceller by making use of an OFDM-DDMA frame structure. In FPGA implementation, the proposed architecture has shown fewer hardware resources compared with the conventional architecture.
conference paper
IEEE(Institute of Electrical and Electronics Engineers Inc.)
2015
application/pdf
Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on
715
718
https://kitami-it.repo.nii.ac.jp/record/8091/files/APCCAS2014_nozaki.pdf
eng
http://doi.org/10.1109/APCCAS.2014.7032881
c 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtainedfor all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
open access